Line uni-dimensional architecture
The division process can be simply implemented as a delay, i.e. a FIFO.
P0
P1
P2
DELAY
Previous slide
Next slide
Back to first slide
View graphic version