Line uni-dimensional architecture
Each base ai is loaded only once in the processor Pi.
Only one processor is initialised at a time.
The bases bj cross the processors.
The processor Pi receives Vt from the processor Pi+1
The processor Pi contains internally the value Vl
Vlt is simply the value Vt delayed one cycle.